19-0870; Rev 1; 10/07

EVALUATION KIT AVAILABLE

EEPROM-Based System Monitors with Nonvolatile Fault Memory

General Description

The MAX16031/MAX16032 EEPROM-configurable system monitors feature an integrated 10-bit analog-todigital converter (ADC) designed to monitor voltages, temperatures, and current in complex systems. These EEPROM-configurable devices allow enormous flexibility in selecting operating ranges, upper and lower limits, fault output configuration, and operating modes with the capability of storing these values within the device.

The MAX16031 monitors up to eight voltages, three temperatures (one internal/two external remote temperature diodes), and a single current. The MAX16032 monitors up to six voltages and two temperatures (one internal/one remote temperature diode). Each of these monitored parameters is muxed into the ADC and written to its respective register that can be read back through the SMBus™ and JTAG interface.

Measured values are compared to the user-configurable upper and lower limits. For voltage measurements, there are two undervoltage and two overvoltage limits. For current and temperature, there are two sets of upper limits. Whenever the measured value is outside its limits, an alert signal is generated to notify the processor. Independent outputs are available for overcurrent, overtemperature, and undervoltage/overvoltage that are configured to assert on assigned channels. There are also undedicated fault outputs that are configured to offer a secondary limit for temperature, current, or voltage fault or provide a separate overvoltage output.

During a major fault event, such as a system shutdown, the MAX16031/MAX16032 automatically copy the internal ADC registers into the nonvolatile EEPROM registers that then are read back for diagnostic purposes.

The MAX16031/MAX16032 offer additional GPIOs that are used for voltage sequencing, additional fault outputs, a manual reset input, or read/write logic levels. A separate current-sense amplifier with an independent output allows for fast shutoff during overcurrent conditions. The MAX16031/MAX16032 are available in a 7mm x 7mm TQFN package and are fully specified from -40° C to $+85^{\circ}$ C.

Applications

SMBus is a trademark of Intel Corp.

MAXM

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

♦ **Supply Voltage Operating Range of 2.85V to 14V**

MAXM

- ♦ **Monitors Up to Eight Voltages (Single-Ended or Pseudo-Differential) with 1% Accuracy**
- ♦ **EEPROM-Configurable Limits Two Undervoltage and Two Overvoltage Two Overtemperature Two Overcurrent**
- ♦ **High-Side Current-Sense Amplifier with Overcurrent Output (MAX16031 Only)**
- ♦ **Monitors Up to Three Temperatures (1 Internal/2 Remote)**
- **Nonvolatile Fault Memory Stores Fault Conditions for Later Retrieval**
- ♦ **Two Additional Configurable Fault Outputs**
- ♦ **Two Configurable GPIOs**
- ♦ **SMBus/I2C-Compatible Interface with** ALERT **Output and Bus Timeout Function**
- ♦ **JTAG Interface**
- ♦ **7mm x 7mm, 48-Pin TQFN Package**

Ordering Information

+Denotes a lead-free package.

*EP = Exposed paddle.

Pin Configuration

__ Maxim Integrated Products 1

Selector Guide

Typical Application Circuit

MAXIM

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 2.9V to 14V, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V, T_A = +25°C.) (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = 2.9V to 14V, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V, T_A = +25°C.) (Note 1)

MAXIM

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = 2.9V to 14V, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V, T_A = +25°C.) (Note 1)

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = 2.9V to 14V, T_A = -40°C to +85°C, unless otherwise specified. Typical values are at V_{CC} = 3.3V, T_A = +25°C.) (Note 1)

Note 1: Limits to -40°C are guaranteed by design.

Note 2: Guaranteed by design.

Note 3: TCK stops either high or low.

Note 4: An additional cycle is required when writing to configuration memory for the first time.

MAXIM

Figure 1. SMBus Interface Timing Diagram

Figure 2. JTAG Interface Timing Diagram

MAX16031/MAX16032 MAX16031/MAX16032

(Typical values are at $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, unless otherwise noted.)

ADC OUTPUT CODE

507

508 509 510 511 512 513

V_{CC} SUPPLY CURRENT NORMALIZED IN_ THRESHOLD NORMALIZED RESET TIMEOUT PERIOD vs. VCC SUPPLY VOLTAGE vs. TEMPERATURE vs. TEMPERATURE 1.03 3.0 1.05 MAX16031 toc01 MAX16031 toc02 MAX16031 toc03 1.04 $T_A = +85^\circ \text{C}$ T_A = $+85^\circ \text{C}$ NORMALIZED RESET TIMEOUT PERIOD NORMALIZED RESET TIMEOUT PERIOD 2.5 1.02 VORMALIZED IN_THRESHOLD 1.03 NORMALIZED IN_ THRESHOLD 1.02 2.0 1.01 1.01 ICC (mA) $T_A = -40^{\circ}C$ 1.5 1.00 1.00 0.99 0.99 1.0 0.98 0.97 0.5 0.98 0.96 $\boldsymbol{0}$ 0.97 0.95 -15 10 35 60 0 2 4 6 8 10 12 14 2 4 6 8 10 12 -40 -15 10 35 60 85 -40 -15 10 35 60 85 -15 10 35 60 V_{CC} (V) TEMPERATURE (°C) TEMPERATURE (°C) **ADC DIFFERENTIAL NONLINEARITY OUTPUT VOLTAGE LOW ADC INTEGRAL NONLINEARITY vs. SINK CURRENT vs. INPUT VOLTAGE vs. INPUT VOLTAGE** 400 0.50 0.15 MAX16031 toc04 MAX16031 toc06 MAX16031 toc05 0.40 350 0.10 0.30 OUTPUT VOLTAGE LOW (mV) OUTPUT VOLTAGE LOW (mV) 300 0.05 0.20 INL (LSB) ADC DNL (LSB) ADC DNL (LSB) 250 ADC INL (LSB) 0.10 0 200 0 -0.05 -0.10 150 -0.20 -0.10 100 -0.30 -0.15 50 -0.40 $\boldsymbol{0}$ -0.50 -0.20 0 1 2 3 4 5 6 7 1 2 3 4 5 6 128 256 384 512 640 768 896 0 1024 128 256 384 512 640 768 896 0 1024 SINK CURRENT (mA) INPUT VOLTAGE (DIGITAL CODE) INPUT VOLTAGE (DIGITAL CODE) **REFERENCE VOLTAGE vs. TEMPERATURE NOISE HISTOGRAM** 1000 1.50 MAX16031 toc07 MAX16031 toc08 ADC HALF-SCALE 900 1.48 VOLTAGE INPUT 800 1.46 REFERENCE VOLTAGE (V) REFERENCE VOLTAGE (V) COUNTS (THOUSANDS) COUNTS (THOUSANDS) 700 1.44 600 1.42 500 1.40 400 1.38 300 1.36 200 1.34 100 1.32 $\boldsymbol{0}$ 1.30

Typical Operating Characteristics

TEMPERATURE (°C)

MAXIM

-15 10 35 60

-40 -15 10 35 60 85

MAX16031/MAX16032 MAX16031/MAX16032

8 ___

Typical Operating Characteristics (continued)

(Typical values are at $V_{CC} = 3.3V$, $T_A = +25^{\circ}C$, unless otherwise noted.)

Pin Description

MAXIM

Pin Description (continued)

MAXIM

Table 1. Address Map

Table 1. Address Map (continued)

MAX16031/MAX16032

MAX16031/MAX16032

Table 1. Address Map (continued)

*MAX16031 only.

MAXIM

MAX16031/MAX16032

Detailed Description

Getting Started

The MAX16031/MAX16032 contain both I2C/SMBus and JTAG serial interfaces for accessing registers and EEPROM. Use only one interface at any given time. For more information on how to access the internal memory through these interfaces, see the I²C/SMBus-Compatible Serial Interface and JTAG Serial Interface sections. This data sheet uses a specific convention for referring to bits within a particular address location. As an example, r15h[3:0] refers to bits 3 through 0 in register with address 15 hexadecimal.

The factory-default values at power-on reset (POR) for all EEPROM locations are zeros. POR occurs when V_{CC} reaches the undervoltage lockout (UVLO) of 2.8V. At POR, the device begins a boot-up sequence. During the boot-up sequence, all monitored inputs are masked from initiating faults and EEPROM contents are copied to the respective register locations. The boot-up sequence takes up to 1.81ms. Monitoring is disabled for up to 16s past the boot-up sequence by programming r5Bh[3:0] (see the Miscellaneous Settings section). RESET is low during boot-up and remains low after boot-up for its programmed timeout period after all monitored channels are within their respective thresholds.

The MAX16031/MAX16032 monitor up to eight voltages, up to one current, and up to three temperatures. After boot-up, an internal multiplexer cycles through each input. At each multiplexer stop, the 10-bit ADC converts the analog parameter to a digital result and stores the result in a register. Each time the multiplexer completes a cycle, internal logic compares the conversion results to the thresholds stored in memory. When a conversion vio-

Table 2. Input Monitor Ranges and Enables

lates a programmed threshold, the conversion is configured to generate a fault. Logic outputs are programmed to depend on many combinations of faults. Additionally, faults are programmed to trigger a fault log, whereby all fault information is automatically written to EEPROM.

Voltage Monitoring

The MAX16031 provides eight inputs, IN1–IN8, for voltage monitoring. The MAX16032 provides six inputs, IN1–IN6, for voltage monitoring. Each input voltage range is programmable through r17h[7:0] and r18h[7:0] (see Table 2). Voltage monitoring for each input is enabled through r1Ah[7:0] (see Table 2). There are four programmable thresholds per voltage monitor input: primary undervoltage, secondary undervoltage, primary overvoltage, and secondary overvoltage. All voltage thresholds are 8 bits wide. Only the 8 most significant bits of the conversion result are compared to the thresholds. See the Miscellaneous Settings section to set the amount of hysteresis for the thresholds. See Table 1 for an address map of all voltage monitor input threshold registers.

ADC inputs are configurable for two different modes: pseudo-differential and single-ended (see Table 3). In pseudo-differential mode, two inputs make up a differential pair. Psuedo-differential conversions are performed by taking a single-ended conversion at each input of a differential pair and then subtracting the results. The pseudo-differential mode is selectable for unipolar or bipolar operation. Unipolar differential operation allows only positive polarities of differential voltages. Bipolar differential operation allows negative and positive polarities of differential voltages. Bipolar conversions are in two's complement format. For example,

IVI A XI*IV*I

Table 2. Input Monitor Ranges and Enables (continued)

a -1V differential input (range of 5.6V) gives a decimal code of -183, which is 1101001001 in two's complement binary form. In single-ended mode, conversions are performed between a single input and ground. When single-ended mode is selected, conversions are always unipolar regardless of r1Ch[7:4]. The singleended and pseudo-differential ADC mode equations are shown below.

Unipolar single-ended mode:

$$
X_{ADC} = INT \left(\frac{V_{IN-}}{V_{RANGE}} \times 1024 \right)
$$

where XADC is the resulting code in decimal, V_{IN-} is the voltage at a voltage monitoring input, and VRANGE is the selected range programmed in r17h and r18h.

Bipolar/unipolar pseudo-differential mode:

$$
X_{\text{ADC}} = \text{INT}\left(\frac{V_{\text{IN+}}}{V_{\text{RANGE}}} \times 1024\right) - \text{INT}\left(\frac{V_{\text{IN-}}}{V_{\text{RANGE}}} \times 1024\right)
$$

where X_{ADC} is the resulting code in decimal, V_{IN+} is the voltage at a positive input of a differential voltage monitoring input pair, VIN- is the voltage at a negative input of a differential voltage monitoring input pair, and VRANGE is the selected ADC IN_ voltage range programmed in r17h and r18h.

Table 3. IN1–IN8 ADC Input Mode Selection

Current Monitoring

The MAX16031 provides current-sense inputs CS+/CSand a current-sense amplifier for current monitoring (see Figure 3). There are two programmable currentsense thresholds: primary overcurrent and secondary overcurrent. For fast fault detection, the primary overcurrent threshold is implemented with an analog comparator connected to the OVERC output. The primary threshold equation is:

$$
I_{TH} = \frac{V_{\text{CSTH}}}{R_{\text{SENSE}}}
$$

where ITH is the current threshold to be set, VCSTH is the threshold set by r19h[1:0], and RSENSE is the value

Figure 3. Current-Sense Block Diagram

of the sense resistor. See Table 4 for a description of r19h. The ADC output for a current-sense conversion is:

$$
X_{ADC} = \frac{V_{SENSE} \times A_V}{V_{RBP}} \times (2^8 - 1)
$$

where X_{ADC} is the 8-bit decimal ADC result, VSENSE is VCS+ - VCS-, AV is the current-sense voltage gain set by r19h[1:0], and VRBP is the reference voltage at RBP (1.4V typical).

OVERC is latched when the primary overcurrent threshold is exceeded by programming r5Ch[4]. The latch is cleared by writing a '1' to r53h[6]. OVERC depends only on the primary overcurrent threshold. Other fault outputs are programmed to depend on the secondary overcurrent threshold. The secondary overcurrent threshold is implemented through ADC conversions and digital comparisons. The secondary overcurrent threshold contains programmable time delay options located in r5Ch[1:0]. Primary and secondary currentsense faults are enabled/disabled through r1Bh[3].

Temperature Monitoring

The MAX16031 provides two sets of remote diode inputs, DXP1/DXN1 and DXP2/DXN2, and one internal temperature sensor. The MAX16032 provides one set, DXP1/DXN1, and one internal temperature sensor. Calibration registers provide adjustments for gain and offset to accommodate different types of remote diodes. The internal temperature sensor circuitry is factory trimmed. In addition to offset/gain trimming, a programmable lowpass filter is provided. See Figure 4 for the block diagram of the temperature sensor circuitry. The remote diode is actually a diode-connected transistor. See Application Notes AN1057 and AN1944 for information on error budget and several transistor manufacturers.

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
19h	99h	$[1:0]$	Overcurrent Primary Threshold and Current-Sense Gain Setting: $00 = 200$ mV threshold, $Ay = 6V/V$ $01 = 100$ mV threshold, $Ay = 12V/V$ $10 = 50$ mV threshold, $Ay = 24V/V$ 11 = $25mV$ threshold, $Av = 48V/V$
		[7:2]	Remote Temperature Sensor 1 Gain Trim. Note bit 6 is inverted.
4Fh	CFh	[5:0]	Remote Temperature Sensor 1 Gain Trim
		[7:6]	Not used

Table 4. Overcurrent Primary Threshold and Remote Temperature Sense Gain Trim

Figure 4. Remote Temperature Sensor Amplifier Circuitry

The ADC converts the internal sensor and remote sensor amplifier outputs. Each time the ADC converts all enabled parameters, the temperature conversions are compared to the temperature threshold registers (r46h to r4Bh and r4Dh). Unlike the voltage input comparators, the temperature threshold comparators are 10 bits wide. OVERT is the designated output for temperature faults, although other outputs are programmed to depend on temperature faults as well. See the Programmable Inputs/Outputs section for more information on programming output dependencies. See the Faults section for more information on setting temperature fault thresholds.

The remote temperature sensor amplifier detects a short or open between DXP_ and DXN_. The detection of these events is programmed to cause a fault. Temperature thresholds and conversions are in a two's complement temperature format, where 1 LSB corresponds to 0.5°C. The data format for temperature conversions is illustrated in Table 5.

Offset and gain errors for remote temperature sensor measurements are user-trimmed through gain registers r19h[7:2]/r4Fh[5:0] and offset registers r1Bh[7:5]/r4D[6:4], as shown in Tables 4 and 6. The gain value trims the high (56µA) drive current source to compensate for the n-factor of the remote diode. The offset value is multiplied by 4 and added to the conversion result numerically. The MAX16031/MAX16032 contain an internal lowpass filter at DXN_ and DXP_ to reduce noise. See the Miscellaneous Settings section for more information on programming the filter cutoff frequency.

Table 5. Temperature Data Format

Reading ADC Results

ADC conversion results are read from the ADC conversion registers through the I2C/SMBus-compatible or JTAG interfaces (see Table 7). These registers are also used for fault threshold comparison. Voltage monitoring thresholds are compared with only the first 8 MSBs of the conversion results.

Programmable Inputs/Outputs

The MAX16031 provides two general fault outputs, FAULT1 and FAULT2, one reset output RESET, one temperature fault output OVERT, one current fault output OVERC, two general-purpose inputs/outputs GPIO1 and GPIO2, and one SMBALERT#-compatible output ALERT. The MAX16032 provides the same except OVERC. All outputs are open drain and require pullup resistors. Fault outputs do not latch except for OVERC, which either latches or does not latch depending on the configuration bit in r5Ch. Individual fault flag bits, however, latch (see the Faults section) and must be cleared one bit at a time by writing a byte containing all zeros except for a single '1' in the bit to be cleared.

The general outputs, FAULT1 and FAULT2, are identical in functionality and are programmed to depend on overvoltage, undervoltage, overtemperature, and overcurrent parameters. See r1Dh and r1Eh in Table 8 for more detailed information regarding the general fault output dependencies.

The reset output RESET provides many programmable output dependencies as well as reset timeouts. See r20h and r21h in Table 8 for detailed information on RESET output dependencies and timeouts.

The temperature fault output OVERT indicates temperature-related faults. OVERT is programmed to depend on any primary temperature threshold and/or the remote diode open/short flags. OVERT latches low dur-

Table 6. Temperature Sensor Fault Enable, Current-Sense Fault Enable, SMBALERT# Enable, and Temperature Offset Trim

ing diode open/short fault conditions, and the corresponding diode open/short flags must be cleared to release the latch. See r1Fh in Table 8 for more information on OVERT output dependencies.

The current fault output OVERC indicates overcurrent events. OVERC only depends on the primary analog overcurrent threshold. See the Current Monitoring section for more information about the current-sense amplifier and the primary threshold. The secondary overcurrent threshold is set digitally and is used by other outputs. The secondary threshold also has a programmable timeout option (see Miscellaneous Settings section).

GPIO1 and GPIO2 are programmable as logic inputs, manual reset inputs, logic outputs, or fault dependent outputs. See r22h–r25h in Table 8 for more detailed information on GPIO1/GPIO2 functionality. GPIO1 and GPIO2 assert low when configured as a fault output.

ALERT is an SMBALERT#-compatible fault interrupt output. When enabled, it is logically ANDed with outputs RESET, FAULT1, FAULT2, OVERT, OVERC, and GPIO1/GPIO2 (only if enabled as fault outputs). When any fault output is asserted, ALERT also asserts, interrupting the SMBus master to query the fault. The master needs to answer MAX16031/MAX16032 with a specific SMBus command (ARA) to retrieve the slave address of the interrupting device. See the I²C/SMBus-Compatible Serial Interface section for more details.

Table 8. Output Dependencies

Table 8. Output Dependencies (continued)

Table 8. Output Dependencies (continued)

Table 8. Output Dependencies (continued)

MAX16031/MAX16032

MAX16031/MAX16032

Table 8. Output Dependencies (continued)

Faults

The MAX16031/MAX16032 offer many configurable options for detecting and managing system faults. Fault thresholds are set in r26h–r4Eh, as shown in Table 9. Any threshold that is configured to cause a fault can be masked at any time from causing a fault by setting bits in r54h–r57h, as shown in Table 10. Fault flags indicate the fault status of a particular input. The fault flag of any monitored input in the device can be read at any time from r50h–r53h, as shown in Table 11. Clear a fault flag by writing a '1' to the appropriate bit in the flag register.

Table 9. Fault Thresholds

Table 9. Fault Thresholds (continued)

Table 10. Fault Masks

Table 11. Fault Flags

Table 12. Fault Log Dependency

Fault Logging

If a specific input threshold is critical to the operation of the system, an automatic fault log is configured to trigger a transfer of fault information to EEPROM. The fault log dependencies are configured through r58h–r5Ah, as shown in Table 12. Logged fault information is read from EEPROM locations r80h–r8Eh, as shown in Table 13. Once a fault log event occurs, the fault log feature is locked and must be reset to enable a new fault log to be stored. Write a '1' to r5Fh[1] to reset the fault log. Fault information always contains the fault flag registers and is configured to also include the ADC result registers through r5Ch[7] (see the Miscellaneous Settings section). All stored ADC results are the 8 MSBs of the result.

Miscellaneous Settings

Table 14 shows several miscellaneous programmable items. Register r5Bh contains boot-up timeout and

remote temperature sensor filter cutoff settings. Register r5Ch[1:0] sets the secondary overcurrent threshold timeout, which is the amount of delay after an overcurrent condition before the overcurrent condition becomes a fault. All voltage thresholds include two selectable hysteresis options programmed by r5Ch[5]. When $r5Ch[6] = 1$, the conditions programmed to cause a fault log event must happen for two consecutive ADC cycles rather than just one to provide an improvement in noise immunity. Register r5Ch[7] controls whether the ADC result registers are stored in EEPROM after a fault log. Register r5Eh provides storage space for a user-defined configuration or firmware version number. Register r5Fh[0] locks and unlocks the EEPROM and register set. Register r5Fh[1] indicates whether a fault log event occurred and the corresponding fault information is locked in EEPROM. Further fault log conditions will not write new fault information to the fault EEPROM until a '1' is written to r5Fh[1].

Table 13. Fault Log EEPROM

I²C/SMBus-Compatible Serial Interface

The MAX16031/MAX16032 feature an I2C/SMBus-compatible 2-wire (SDA and SCL) serial interface for communication with a master device. All possible communication formats are shown in Figure 5. The slave address and SMBALERT# are described further in the following subsections. Figure 1 shows a detailed 2-wire interface timing diagram. For descriptions of the I2C and SMBus protocol and terminology, refer to the I2C-Bus Specification Version 2.1 and the System Management Bus (SMBus) Specification Version 2.0. The MAX16031/MAX16032 allow 2-wire communication up to 400kHz. SDA and SCL require external pullup resistors.

Slave Address The slave address inputs, A0 and A1, are each capable of detecting three different states, allowing nine identical devices to share the same serial bus. Connect A0 and A1 to GND, DBP, or leave as not connected (N.C.). See Table 15 for a listing of all possible 7-bit address input connections and their corresponding serial-bus addresses.

SMBALERT#

SMBALERT# is an optional interrupt signal defined in Appendix A of the SMBus Specification. The MAX16031/MAX16032 provide output ALERT as this interrupt signal. If enabled, ALERT asserts if any one of the following outputs asserts: FAULT1, FAULT2, RESET, OVERT, or OVERC. Additionally, if a GPIO_ is configured for a fault output, a fault at this output also causes ALERT to assert. ALERT deasserts when all fault conditions are removed (i.e., when all fault outputs are high).

Typically ALERT is connected to all other SMBALERT# open-drain signals in the system, creating a wired-OR function with all SMBALERT# outputs. When the master is interrupted by its SMBALERT# input, it stops or finishes the current bus transfer and places an alert response address (ARA) on the bus. The slave that pulled the SMBALERT# signal low acknowledges the ARA and places its own address on the bus, identifying itself to the master as the slave that caused the interrupt. The 7-bit ARA is '0001100' and the R \sqrt{W} bit is a don't care.

MAX16031/MAX16032

MAX16031/MAX16032

Figure 5. Communication Formats

MAX16031/MAX16032 SEO9 | XAM\\FCO3 | XAM

Table 14. Miscellaneous Settings

Table 14. Miscellaneous Settings (continued)

Table 15. Setting the I2C/SMBus Slave Address

Special Commands

The MAX16031/MAX16032 provide software reboot and fault log commands. A software reboot initiates the boot-up sequence, which normally occurs at POR. During boot-up, EEPROM configuration data is copied to registers. To initiate a software reboot, send 0xFC using the send byte format. A software-initiated fault log is functionally the same as a hardware-initiated fault log. During a fault log, ADC registers and fault information are logged in EEPROM. To trigger a software initiated fault log, send 0xFD using the send byte format.

The MAX16031/MAX16032 contain an IEEE 1149.1- compliant JTAG port in addition to the I2C/SMBus-compatible serial bus. Either interface may be used to access internal memory; however, only one interface is allowed to run at a time. All digital I/Os on the MAX16031/MAX16032 are IEEE 1149.1 boundary-scan compliant, and contain the typical JTAG boundary scan cells that allow the inputs/outputs to be polled or forced high/low using standard JTAG instructions. The MAX16031/MAX16032 contain extra JTAG instructions and registers not included in the JTAG specification that provide access to internal memory. The extra instructions are: LOAD ADDRESS, WRITE, READ, REBOOT, SAVE, and USERCODE. The extra registers are: memory address, memory write, memory read, and user-code data. See Figure 6 for a block diagram of the JTAG interface.

JTAG Serial Interface

Test Access Port (TAP) Controller State Machine The TAP controller is a finite state machine that responds to the logic level at TMS on the rising edge of TCK. See Figure 7 for a diagram of the finite state machine.

Test-Logic-Reset: At power-up, the TAP controller is in the test-logic-reset state. The instruction register contains the IDCODE instruction. All system logic of the device operates normally.

Figure 6. JTAG Block Diagram

Run-Test/Idle: The run-test/idle state is used between scan operations or during specific tests. The instruction register and test data registers remain idle.

Select-DR-Scan: All test data registers retain their previous state. With TMS low, a rising edge of TCK moves the controller into the capture-DR state and initiates a scan sequence. TMS high during a rising edge on TCK moves the controller to the select-IR-scan state.

Capture-DR: Data are parallel-loaded into the test data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected test data register does not allow parallel loads, the test data register remains at its current value. On the rising edge of TCK, the controller goes to the shift-DR state if TMS is low or it goes to the exit1-DR state if TMS is high.

Shift-DR: The test data register selected by the current instruction is connected between TDI and TDO and shifts data one stage toward its serial output on each rising edge of TCK while TMS is low. On the rising edge of TCK, the controller goes to the exit1-DR state if TMS is high.

Exit1-DR: While in this state, a rising edge on TCK puts the controller in the update-DR state. A rising edge on TCK with TMS low puts the controller in the pause-DR state.

Pause-DR: Shifting of the test data registers is halted while in this state. All test data registers retain their previous state. The controller remains in this state while TMS is low. A rising edge on TCK with TMS high puts the controller in the exit2-DR state.

Figure 7. TAP Controller State Diagram

Exit2-DR: A rising edge on TCK with TMS high while in this state puts the controller in the update-DR state. A rising edge on TCK with TMS low enters the Shift-DR state.

Update-DR: A falling edge on TCK while in the update-DR state latches the data from the shift register path of the test data registers into a set of output latches. This prevents changes at the parallel output because of changes in the shift register. On the rising edge of TCK, the controller goes to the run-test/idle state if TMS is low or it goes to the select-DR-scan state if TMS is high.

Select-IR-Scan: All test data registers retain their previous state. The instruction register remains unchanged during this state. With TMS low, a rising edge on TCK moves the controller into the capture-IR state. TMS high during a rising edge on TCK puts the controller back into the test-logic-reset state.

Capture-IR: Use the capture-IR state to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of TCK. If TMS is high on the rising edge of TCK, the controller enters the exit1-IR state. If TMS is low on the rising edge of TCK, the controller enters the shift-IR state.

Shift-IR: In this state, the shift register in the instruction register is connected between TDI and TDO and shifts data one stage for every rising edge of TCK toward the TDO serial output while TMS is low. The parallel outputs of the instruction register as well as all test data registers remain at their previous states. A rising edge on TCK with TMS high moves the controller to the exit1-IR state. A rising edge on TCK with TMS low keeps the controller in the shift-IR state while moving data one stage through the instruction shift register.

MAX16031/MAX16032

MAX16031/MAX16032

Exit1-IR: A rising edge on TCK with TMS low puts the controller in the pause-IR state. If TMS is high on the rising edge of TCK, the controller enters the update-IR state.

Pause-IR: Shifting of the instruction shift register is halted temporarily. With TMS high, a rising edge on TCK puts the controller in the exit2-IR state. The controller remains in the pause-IR state if TMS is low during a rising edge on TCK.

Exit2-IR: A rising edge on TCK with TMS high puts the controller in the update-IR state. The controller loops back to shift-IR if TMS is low during a rising edge of TCK in this state.

Update-IR: The instruction code that has been shifted into the instruction shift register is latched to the parallel outputs of the instruction register on the falling edge of TCK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on TCK with TMS low puts the controller in the run-test/idle state. With TMS high, the controller enters the select-DR-scan state.

Instruction Register

The instruction register contains a shift register as well as a latched parallel output and is 5 bits in length. When the TAP controller enters the shift-IR state, the instruction shift register is connected between TDI and TDO. While in the shift-IR state, a rising edge on TCK with TMS low shifts the data one stage toward the serial output at TDO. A rising edge on TCK in the exit1-IR state or the exit2-IR state with TMS high moves the controller to the update-IR state. The falling edge of that same TCK latches the data in the instruction shift register to the instruction register parallel output. Instructions supported by the MAX16031/MAX16032 and their respective operational binary codes are shown in Table 16.

SAMPLE/PRELOAD: This is a mandatory instruction for the IEEE 1149.1 specification that supports two functions. The digital I/Os of the device are sampled at the boundary scan test data register without interfering with the normal operation of the device by using the capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the boundary scan test data register through TDI using the shift-DR state.

BYPASS: When the BYPASS instruction is latched into the instruction register, TDI connects to TDO through the 1-bit bypass test data register. This allows data to pass from DTDI to TDO without affecting the device's normal operation.

EXTEST: This instruction allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled through the update-IR state, the parallel outputs of all digital outputs are driven. The boundary scan test data register is connected between TDI and TDO. The capture-DR samples all digital inputs into the boundary scan test data register.

IDCODE: When the IDCODE instruction is latched into the parallel instruction register, the identification test data register is selected. The device identification code is loaded into the identification test data register on the rising edge of TCK following entry into the capture-DR state. Shift-DR is used to shift the identification code out serially through TDO. During test-logic-reset, the identification code is forced into the instruction register. The ID code always has a 1 in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version. See Table 17.

MAXIM

Table 17. 32-Bit Identification Code

Table 18. 32-Bit User-Code Data

USERCODE: When the USERCODE instruction is latched into the parallel instruction register, the usercode data register is selected. The device user code is loaded into the user-code data register on the rising edge of TCK following entry into the capture-DR state. Shift-DR is used to shift the user code out serially through TDO. See Table 18.

LOAD ADDRESS: This is an extension to the standard IEEE 1149.1 instruction set to support access to the memory in the MAX16031/MAX16032. When the LOAD ADDRESS instruction is latched into the instruction register, TDI connects to TDO through the 8-bit memory address test data register during the shift-DR state.

READ: This is an extension to the standard IEEE 1149.1 instruction set to support access to the memory in the MAX16031/MAX16032. When the READ instruction is latched into the instruction register, TDI connects to TDO through the 8-bit memory read test data register during the shift-DR state.

WRITE: This is an extension to the standard IEEE 1149.1 instruction set to support access to the memory in the MAX16031/MAX16032. When the WRITE instruction is latched into the instruction register, TDI connects to TDO through the 8-bit memory write test data register during the shift-DR state.

REBOOT: This is an extension to the standard IEEE 1149.1 instruction set to initiate a software-controlled reset to the MAX16031/MAX16032. When the REBOOT instruction is latched into the instruction register, the MAX16031/MAX16032 reset and immediately begin their boot-up sequence.

SAVE: This is an extension to the standard IEEE 1149.1 instruction set that triggers a fault log. When the SAVE instruction is latched into the instruction register, the MAX16031/MAX16032 copy fault information from registers to EEPROM.

Boundary Scan

The boundary scan feature allows access to all the digital I/O connections of the MAX16031/MAX16032. If the sample/preload or the EXTEST instruction is loaded into the instruction register, TDI connects to TDO through the 198-bit boundary scan register. Each digital I/O pin corresponds to 1 bit (or 2 bits, in the case of the A0 and A1 pins) of the boundary scan register. The rest of the boundary scan bits are reserved and are loaded with zeros.

When the sample/preload instruction is executed, the current state of the digital outputs is latched into the boundary scan register and is shifted out through TDO. This instruction may be executed without interrupting normal operation of the part. When the EXTEST instruction is executed, the boundary scan register bits supersede the normal functionality of the I/O pins: an output mirrors the state of the corresponding boundary scan register bit.

Table 19 lists the function of each boundary scan register bit. Since the I2C address select pins have three possible states, 2 boundary scan register bits are required to represent them. These bits are defined in Table 20.

Applications Information

Layout and Bypassing

Bypass VCC, DBP, and ABP each with a 1µF capacitor to GND. Bypass RBP with a 2.2µF capacitor to GND. Avoid routing digital return currents through a sensitive analog area, such as an analog supply input return path or ABP's bypass capacitor ground connection. Use dedicated analog and digital ground planes.

Table 19. Boundary Cell Order

Table 20. Address Pin State Decode

PROCESS: BiCMOS

MAX16031/MAX16032

MAX16031/MAX16032

Chip Information

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

Revision History

Pages changed at Rev 1: 1, 41, 42

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

42 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2007 Maxim Integrated Products **inc. is a registered trademark of Maxim Integrated Products**, Inc.